

signal current and the capacitor voltage during such a long charging period (599 ns). The resetting switches are n-MOS transistors 23A and 23B, $2\text{ }\mu\text{m}/0.8\text{ }\mu\text{m}$. The capacitors are MOS capacitors 28A and 28B, both 20 pF. The width of the linear weighting W&S signal is 599 ns, corresponding to $n=599$. The maximum differential output sample voltage is around 100 mV. FIG 13B shows the theoretical frequency response in solid line and the HSPICE® simulated frequency response in dots for $f_{in}=990\text{--}1010\text{ MHz}$. The simulated frequency response is basically in accordance with the theoretical frequency response. Both have $\Delta f_{3dB} = 2\text{ MHz}$. For the same reason mentioned above, the maximum adjacent peak of the implementation 26 is -30 dB, lower than that of the theoretical response.--

Please replace the **ABSTRACT** with the following:

--A charge sampling circuit, having a control signal generator for controlling an analog input signal to the charge sampling circuit to be integrated by an integrator during a sampling phase responsive to a sampling signal from the control signal generator is presented. The current of the analog input signal is integrated to an integrated charge for producing one of a proportional voltage and current sample at a signal output at the end of the sampling phase.--

IN THE CLAIMS

Page 19, line 1, replace the section heading with --What is claimed is:--.

Please **CANCEL** claims 1-31.

Please **ADD** new claims 32-61 as follows:

32. (New) A charge sampling circuit, comprising:
a control signal generator for controlling an analog input signal to the charge sampling circuit; and
an integrator for integrating the analog input signal during a sampling phase responsive to a sampling signal from the control signal generator, wherein a current of the analog input signal is integrated to an integrated charge for producing one of

a proportional voltage sample and a proportional current sample at a signal output upon completion of the sampling phase.

²
33. (New) The charge sampling circuit according to claim ¹32, further comprising:

a sampling switch having a signal input for analog input signals, a signal output connected to a signal input of said integrator, and a control input connected to a sampling signal output of said control signal generator for controlling the switch to be on only when said sampling signal from the generator is in a sampling phase.

⁴
34. (New) The charge sampling circuit according to claim 32, wherein the control signal generator is adapted to control the integrator to hold the sample until a resetting signal from the generator is applied to a control input of the integrator.

⁴
35. (New) The charge sampling circuit according to claim ¹32, wherein if said sampling phase is from time t_1 to time t_2 , said sample represents the instant value of said analog signal at time $t_s = (t_1 + t_2) / 2$ and differs from said instant value with a coefficient comprising a constant part and a frequency dependent part $(\sin(2\pi f_i \Delta t)) / (2\pi f_i \Delta t)$, where f_i is the frequency of the i th component of said analog signal and $\Delta t = (t_2 - t_1) / 2$.

¹
36. (New) A differential charge sampling circuit, comprising:
a first charge sampling circuit having a first integrator;
a second charge sampling circuit having a second integrator;
a first analog input being a signal input of the first charge sampling circuit;
a second analog input being a signal input of the second charge sampling circuit;
a first signal output being a signal output of the first charge sampling circuit;
a second signal output being a signal output of said second charge sampling circuit; and

C

Cor
C15
Sub
D1

a common control signal generator for controlling an analog input signal provided to the first and second analog inputs, wherein the first and second integrators integrate a respective portion of the analog input signal during a sampling phase responsive to a sampling signal from the common control signal generator.

Cont
C15
⁸
~~37~~. (New) The differential charge sampling circuit according to claim ⁷~~36~~, wherein the first integrator and the second integrator form a single differential integrator having two inputs for integrating a differential current of said analog signal and for producing differential samples at said first signal output and at the second signal output of the differential charge sampling circuit.

Sub
D
38. (New) A band-pass charge sampling circuit, comprising:
a control signal generator for controlling a first and second portion of a differential analog signal;
a first signal input for receiving the first portion of the differential analog signal;
a second signal input for receiving the second portion of the differential analog signal;
an integrator; and
a weighting-and-sampling element for processing the differential analog signal during a weighting-and-sampling phase responsive to a weighting-and-sampling signal from said control signal generator, wherein a current of said differential analog signal passes through said weighting-and-sampling element only when said weighting-and-sampling signal is in a weighting-and-sampling phase, said control signal generator is adapted for controlling an output signal of said weighting-and-sampling element to be integrated by the integrator during said weighting-and-sampling phase, and a current of the output signal of said weighting-and-sampling element is integrated to an integrated charge for producing one of a proportional

voltage sample and a proportional current sample at a signal output upon completion of said weighting-and-sampling phase.

¹²
~~39.~~ (New) The band-pass charge sampling circuit according to claim ¹¹~~38~~, further comprising:

a first switch having

a signal input coupled to the first signal input of the band-pass charge sampling circuit for receiving the first portion of the differential analog signal,

a signal output connected to a signal input of said weighting-and-sampling element, and

a control input connected to a clock output of said control signal generator for controlling the first switch to be on only when a first clock signal is received; and

a second switch having

a signal input coupled to the second signal input of the band-pass charge sampling circuit for receiving the second portion of the differential analog signal,

a signal output connected to said signal input of said weighting-and-sampling element, and

a control input connected to an inverse clock output of said control signal generator for controlling the switch to be on only when a second clock signal is received, wherein said weighting-and-sampling element includes a control input connected to a weighting-and-sampling signal output of said control signal generator whereby the current of said analog signal passes through said weighting-and-sampling element only when said weighting-and-sampling signal is in a weighting-and-sampling phase containing a number of cycles, n , of the first and second clock signals, the current of said analog signal is controlled by said weighting-and-sampling signal using one of a constant, a linear, and a Gaussian weighting

function, and the integrator includes a control input connected to a resetting signal output of said control signal generator.

Sub D3
40. (New) The band-pass charge sampling circuit according to claim 38, wherein the control signal generator is adapted to control the integrator to hold the sample until a resetting phase controlled by said resetting signal begins.

Cont 4
Q15
Sub G1
14
41. (New) The band-pass charge sampling circuit according to claim 38, wherein said samples represent a base-band content of said analog signal, and the output frequency is $f_{out} = |f_{in} - (2p-1)f_c|$ for $2(p-1)f_c \leq f_{in} \leq 2pf_c$, where f_{in} is one of a plurality of frequency components of said analog signal, f_c is a frequency of said clock, and p is an integer greater than or equal to 1, and a phase of said output frequency depends on a phase of said f_{in} and a phase of said f_c , wherein $p=1$ defines a major frequency response range and the same shape of frequency response is repeated for $p>1$ but the amplitudes are reduced, and for a given p , the same output frequency is obtained for frequencies $f_{in1} < (2p-1)f_c$ and $f_{in2} > (2p-1)f_c$ when $(2p-1)f_c - f_{in1} = f_{in2} - (2p-1)f_c$ but with different phases, and the bandwidth and the shape of said frequency response depend on said number of cycles, n , the larger n the narrower the bandwidth, and said weighting function and said band-pass charge sampling circuit operate simultaneously as a filter, a mixer and a sampler.

15
42. (New) A differential band-pass charge sampling circuit, comprising:
a common control signal generator for controlling a first and second portion of a differential analog signal;
a first band-pass charge sampling circuit, having
a first signal input operating as a first signal input of the differential band-pass charge sampling circuit for receiving the first portion of the differential analog signal,

a second signal input operating as a second signal input of the differential band-pass charge sampling circuit for receiving the second portion of the differential analog signal,

a first integrator having an output operating as a first signal output of the differential band-pass charge sampling circuit, and

a first weighting-and-sampling element coupled to the first integrator;

and

a second band-pass charge sampling circuit, having

a first signal input coupled to the second input of the first band-pass charge sampling circuit,

a second signal input coupled to the first input of the first band-pass charge sampling circuit,

a second integrator having an output operating as a second signal output of the differential band-pass charge sampling circuit, and

a second weighting-and-sampling element coupled to the second integrator, wherein the first and second weighting-and-sampling elements process the differential analog signal during a weighting-and-sampling phase responsive to a weighting-and-sampling signal from said control signal generator, a current of said differential analog signal passes through said weighting-and-sampling elements only when said weighting-and-sampling signal is in a weighting-and-sampling phase, said control signal generator is adapted for controlling an output signal of each first and second weighting-and-sampling elements to be integrated by the respective first and second integrators during said weighting-and-sampling phase, and a current of each output signal of the first and second weighting-and-sampling elements is integrated to an integrated charge for producing one of a proportional voltage sample and a proportional current sample at the respective first and second signal outputs of the differential band-pass charge sampling circuit upon completion of said weighting-and-sampling phase.

14

43. (New) The differential band-pass charge sampling circuit according to claim 42, wherein the first and second integrators form a single differential integrator for integrating the differential current of said analog signal and for producing differential samples at the first signal output and the second signal output of the differential band-pass charge sampling circuit.

44. (New) A parallel charge sampling circuit, comprising:
a plurality of charge sampling circuits, each charge sampling circuit having,
a control signal generator for controlling an analog input signal to the charge sampling circuit; and
an integrator for integrating the analog input signal during a sampling phase responsive to a sampling signal from the control signal generator, wherein
all analog first signal inputs are connected together as a common analog signal input of said parallel charge sampling circuit, all control signal generators of said charge sampling circuits are replaced by a common control signal generator, a multiplexer having a plurality of signal inputs connected to the signal outputs of said charge sampling circuits respectively, control inputs connected to multiplexing signal outputs of said common control signal generator, and a signal output for multiplexing the outputs of said charge sampling circuits to the output of said parallel charge sampling circuit when the outputs of said charge sampling circuits are in holding phases.

A

45. (New) A differential parallel charge sampling circuit, comprising a number of differential charge sampling circuits each having a differential charge sampling circuit, comprising:
a first charge sampling circuit having a first integrator;
a second charge sampling circuit having a second integrator;
a first analog input being a signal input of the first charge sampling circuit;
a second analog input being a signal input of the second charge sampling circuit;

a first signal output being a signal output of the first charge sampling circuit;
a second signal output being a signal output of said second charge sampling circuit; and

a common control signal generator for controlling an analog input signal provided to the first and second analog inputs,

all first inputs are connected together as a common first signal input of said parallel charge sampling circuit for receiving a first end of a differential analog signal, all second inputs are connected together as a common second signal input of said parallel charge sampling circuit for receiving a second end of said differential analog signal, and all control signal generators of said charge sampling circuits are replaced by a common control signal generator, a multiplexer having a plurality of signal input pairs connected to the signal output pairs of said charge sampling circuits respectively, control inputs connected to multiplexing signal outputs of said common control signal generator, and a signal output pair for multiplexing the output pairs of said charge sampling circuits to the output pair of said parallel charge sampling circuit when the output pairs of said charge sampling circuits are in holding phases.

¹⁸
~~46~~. (New) The parallel charge sampling circuit according to claim ¹⁷~~44~~, wherein said common control signal generator has a clock input, a plurality of sampling signal outputs, a plurality of resetting signal outputs, and a plurality of multiplexing signal outputs for generating said plurality of sampling signals at the sampling signal outputs connected to the control inputs of the switches of said charge sampling circuits respectively, and for generating said plurality of resetting signals at said resetting signal outputs connected to the control inputs of the integrators of the charge sampling circuits respectively, and said plurality of multiplexing signals are generated at the multiplexing signal outputs, and said resetting signals, said sampling signals and said multiplexing signals are evenly timeinterleaved.

20
47.

(New) A parallel band-pass charge sampling circuit comprising a plurality of band-pass charge sampling circuits each having band-pass charge sampling circuit, comprising:

a control signal generator for controlling a first and second portion of a differential analog signal;

a first signal input for receiving the first portion of the differential analog signal;

a second signal input for receiving the second portion of the differential analog signal;

an integrator; and

a weighting-and-sampling element for processing the differential analog signal during a weighting-and-sampling phase responsive to a weighting-and-sampling signal from said control signal generator, wherein all first signal inputs are connected together as a common signal input of said parallel band-pass charge sampling circuit for receiving a first end of a differential analog signal, all second signal inputs are connected together as a common second signal input of said parallel band-pass charge sampling circuit for receiving a second end of a differential analog signal, the first switches are one of separate and merged, the second switches are one of separate and merged, and all control signal generators in said band-pass charge sampling circuits are replaced by a common control signal generator, and a multiplexer having a plurality of signal inputs connected to the signal outputs of said band-pass charge sampling circuits, control inputs connected to multiplexing signal outputs of said common control signal generator, and a signal output for multiplexing the outputs of said band-pass charge sampling circuits to the signal output when the signal outputs of said band-pass charge sampling circuits are in holding phases, whereby the signal output is the signal output of said parallel band-pass charge sampling circuit.

21
48.

(New) A parallel band-pass charge sampling circuit comprising a plurality of band-pass charge sampling each having:

a common control signal generator for controlling a first and second portion of a differential analog signal;

a first band-pass charge sampling circuit, having

a first signal input operating as a first signal input of the differential band-pass charge sampling circuit for receiving the first portion of the differential analog signal,

a second signal input operating as a second signal input of the differential band-pass charge sampling circuit for receiving the second portion of the differential analog signal,

a first integrator having an output operating as a first signal output of the differential band-pass charge sampling circuit, and

a first weighting-and-sampling element coupled to the first integrator; and

a second band-pass charge sampling circuit, having

a first signal input coupled to the second input of the first band-pass charge sampling circuit,

a second signal input coupled to the first input of the first band-pass charge sampling circuit,

a second integrator having an output operating as a second signal output of the differential band-pass charge sampling circuit, and

a second weighting-and-sampling element coupled to the second integrator;

wherein all first signal inputs are connected together as a common first signal input of said parallel band-pass charge sampling circuit for receiving a first end of a differential analog signal, all second signal inputs are connected together as a common second signal input of said parallel band-pass charge sampling circuit for receiving a second end of a differential analog signal, all the first switches in said first band-pass charge sampling circuits are one of separate and merged, all the second switches in said first band-pass charge sampling circuits are one of separate and merged, all the first switches in said second band-pass charge sampling circuits are one of separate and merged, all the second switches in said second band-pass

Cont
C15

charge sampling circuits are one of separate and merged, all control signal generators of said band-pass charge sampling circuits are replaced by a common control signal generator, and a multiplexer with said number of signal input pairs connected to the signal output pairs of said band-pass charge sampling circuits, control inputs connected to multiplexing signal outputs of said common control signal generator, and an output pair for multiplexing the output pairs of said band-pass charge sampling circuits to the signal output pair when the signal output pairs of said band-pass charge sampling circuits are in holding phases, whereby the signal output pair is the signal output pair of said parallel band-pass charge sampling circuit.

²²
49. (New) The parallel band-pass charge sampling circuit of claim ²¹48, wherein the common control signal generator includes a clock input, a clock output, an inverse clock output, a plurality of weighting-and-sampling signal outputs, a plurality of resetting signal outputs and a plurality of multiplexing signal outputs, whereby the clock input is the clock input of said parallel band-pass charge sampling circuit for use in generating a clock signal at the clock output of said common signal control generator connected to the control inputs of all first switches of said band-pass charge sampling circuits, and an inverse clock at the inverse clock output connected to the control inputs of all second switches of said band-pass charge sampling circuits, said plurality of weighting-and-sampling signal outputs are connected to the control inputs of all weighting-and-sampling elements of said band-pass charge sampling circuits, said plurality of resetting signal outputs are connected to the control inputs of all integrators of said band-pass charge sampling circuits, and said plurality of multiplexing signals, resetting signals, sampling signals, and multiplexing signals are evenly timeinterleaved.

⁵
50. (New) The charge sampling circuit according to claim ¹32, further comprising an analog frequency compensating circuit having a signal input for receiving an analog signal, and a signal output, with a frequency response

proportional to $(2\pi f_i \Delta t) / (\sin(2\pi f_i \Delta t))$, wherein the signal output is connected to the signal input of said charge sampling circuit.

9
51. (New) The charge sampling circuit according to claim 36, further comprising an analog frequency compensating circuit having a signal input pair for receiving an analog signal, and a signal output pair, with a frequency response proportional to $(2\pi f_i \Delta t) / (\sin(2\pi f_i \Delta t))$, wherein the signal output pair is connected to the first signal input and the second signal input of said charge sampling circuit.

6
52. (New) The charge sampling circuit according to claim 32, further comprising a digital frequency compensating circuit with a frequency response proportional to $(2\pi f_i \Delta t) / (\sin(2\pi f_i \Delta t))$ connected after an A/D converter converting the signal output of said charge sampling circuits to a digital signal.

10
53. (New) The charge sampling circuit according to claim 36, further comprising a digital frequency compensating circuit with a frequency response proportional to $(2\pi f_i \Delta t) / (\sin(2\pi f_i \Delta t))$ connected after an A/D converter converting the signal output pair of said charge sampling circuits to a digital signal.

54. (New) A two-step band-pass charge sampling circuit comprising a first and second band-pass charge sampling circuit comprising:

a first signal input and a second signal input for receiving a first and second end of a differential analog signal, respectively, in said first band-pass charge sampling circuit for producing signal samples at the signal output or output pair of said first band-pass charge sampling circuit with a first sample rate;

a chopping circuit for chopping the signal from the first band-pass charge sampling circuit symmetrically in time at its signal output or output pair with the frequency of a clock signal equal to said first sample rate;

a differential-out amplifier for amplifying the signal from the chopping circuit differentially at its signal output pair;

Cont
C15

wherein the first signal input and the second signal input of said second band-pass charge sampling circuit are connected to the signal output pair of said amplifier for producing signal samples at the signal output or output pair with a second sample rate.

55. (New) The two-step band-pass charge sampling circuit according to claim 54, further comprising a clock signal generator having a clock input for receiving a first clock signal used by the first band-pass charge sampling circuit, and generating a second clock signal simultaneously fed to a clock input of said chopping circuit and a clock input of said second band-pass charge sampling circuit.

56. (New) A front-end sampling radio receiver apparatus having a first and second band-pass charge sampling circuit comprising:

a low pass filter with a bandwidth up to twice the clock frequency for receiving and filtering a radio signal;

a low noise amplifier for producing a differentially amplified radio signal from the filtered signal;

a local oscillator for producing an I-clock signal at its signal output; and

a $\pi/2$ phase shifter with a signal input connected to the local oscillator for producing a Q-clock signal at its signal output with the same amplitude and $\pi/2$ phase shift with respect to said I-clock signal;

wherein two ends of the signal output pair of said low noise amplifier are respectively connected both to the first band-pass charge sampling circuit and the second band-pass charge sampling circuit respectively, said I-clock signal output is connected to the clock input of said first band-pass charge sampling circuit, and said Q-clock signal output is connected to the clock input of said second band-pass charge sampling circuit, for producing base-band I-samples of said radio signal at the signal output or output pair of said first band-pass charge sampling circuit, base-band Q samples of said radio signal at the signal output or output pair of said second band-pass charge sampling circuit.

57. (New) The front-end sampling radio receiver apparatus according to claim 56, wherein

said local oscillator, said phase shifter and the clock generators of said first and second band-pass charge sampling circuits are combined for producing differential I-clock signals and Q-clock signals;

said base-band I-sample and Q-samples are converted either by two separate analog-to-digital converters or by a single analog-to-digital converter with multiplexing to digital signals; and

said digital signals are processed by a digital signal processing unit; whereby said front-end sampling radio receiver apparatus has simplified analog part and wherein the capability of the digital signal processing unit is highly utilized.

58. (New) A method of charge sampling, comprising the steps of:
integrating an analog input signal during a sampling phase, wherein the current of the analog input signal is integrated to an integrated charge; and
producing one of a proportional voltage and a proportional current sample of said integrated charge at the end of said sampling phase.

59. (New) The method according to claim 58, wherein if said sampling phase is from time t_1 to time t_2 , said sample represents the instant value of said analog signal at time $t_s = (t_1 + t_2) / 2$ and differs from said instant value with a coefficient consisting of a constant part and a frequency dependent part $(\sin(2\pi f_i \Delta t)) / (2\pi f_i \Delta t)$, where f_i is the frequency of the i th component of said analog signal and $\Delta t = (t_2 - t_1) / 2$.

60. (New) The method according to claim 58, wherein said analog input signal is a differential analog signal, and said one of a proportional voltage and a proportional current sample of said integrated charge is a differential signal.

26
61

*Could
E15*

(New) A method of charge sampling, comprising steps of:
weighting a first and second end of a differential analog signal during a
weighting-and-sampling phase;
integrating the weighted signal during said weighting-and-sampling phase,
wherein the current of the weighted signal is integrated to an integrated charge; and
producing one of a proportional voltage and a proportional current sample at
the end of said weighting-and-sampling phase.
